Andy Glew's comp-arch.net wiki, http://semipublic.comp-arch.net

If you are reading this elsewhere, e.g. at site waboba.info, it is an unauthorized copy, and probably a malware site.
comp-arch.net wiki on hold from October 17, 2011

Data value dependent latencies

From CompArch

Jump to: navigation, search

TBD-topic

  • TBD - topics to be written


Real World Example: MIPS MUL

From MIPS manual for MUL instruction: "Where the size of the operands are known, software should place the shorter operand in GPR rt. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies"

Personal tools
No more shadowing